AMENDMENTS TO THE CLAIMS

 (Currently amended) A wireless and passive tableting apparatus for computer inputting comprising a tablet and a pen, characterized in that

nothing wires the pen and the tablet and no battery is in the pen;

the tablet which can sense pressure from the pen comprises

- a transmitting circuit,
- a receiving circuit,
- an amplifying circuit.
- a phase angle and amplitude detecting circuit and
- an integrating circuit; and

the pen comprises a paralleled resonant circuit composed of capacitors and inductors:

the connection relations between them are as follows:

an auxiliary CPU, which generates a square wave <u>continuously</u>, connects with the transmitting circuit, which can transmit electromagnetic waves continuously;

the pen circuit receives the electromagnetic wave transmitted from the transmitting circuit to produce a resonant signal;

the resonant signal is transmitted to the receiving circuit continuously, and amplified by an amplifying circuit that connects with the receiving circuit;

the amplified signals is inputted into the phase angle and amplitude detecting circuit, and

the signals output from the phase angle and amplitude detecting circuit are inputted into a primary CPU via the integrating circuit.

 $2. \ \ (Currently\ amended)\ \ The\ wireless\ and\ passive\ tableting\ apparatus\ of\ claim\ 1,$ wherein

the transmitting circuit and receiving circuit comprise the coils in a first the direction \times (X) and chips;

the (RX+) terminals of the receiving circuit are connected to pins $\frac{3-(3)}{2}$ corresponding to ports $\frac{1}{2}$ (X) of each of a set of chips (L10, L11, L12, L13, L14 and L15);

for a first subset of chips (L10, L11 and L12),

said chips have their (X0-X7) ports corresponding to pins (13, 14, 15, 12,

1, 5, 2 and 4) connecting with the coils in the <u>first</u> direction of Y (Y) respectively, the coils have output terminals which of coils are grounded.

said chips have (INH) terminals corresponding to pins 6 are (6) used for chip selection.

<u>said chips have terminals (A, B, C) A terminal, B terminal and C terminal</u> corresponding to pins (11, 10 and 9) <u>which</u> are gating terminals, all connecting with the primary CPU, <u>and</u>

each of said chips has a (VEE) terminal corresponding to a pin 7 (7) is connected to a negative voltage;

the square wave generated by the auxiliary CPU is inputted into \underline{a} pin 3-(3) corresponding to \underline{a} port $\underbrace{X}(X)$ of each of a second subset of chips (L13, L14, and L15) via the (TX+) terminals of the transmitting circuit; and

for the second subset of chips (L13, L14, and L15),

said chips have their (X0-X7) ports corresponding to pins (13, 14, 15, 12,

1, 5, 2 and 4) connecting with the coils in the <u>first</u> direction of Y (Y) respectively, the <u>coils have</u> output terminals which of coils are grounded,

 $\underline{\text{said chips have}} \ (\text{INH}\underline{)} \ \text{terminals corresponding to pins 6-are} \ \underline{\text{(6)}} \ \text{used for chip selection,}$

<u>said chips have terminals (A, B, C) A terminal, B terminal and C terminal</u> corresponding to pins (11, 10 and 9) <u>which</u> are gating terminals, all connecting with the primary CPU, <u>and</u>

each of said chips has a (VEE) terminal corresponding to a pin 7 (7) is connected to a negative voltage.

 (Currently amended) The wireless and passive tableting apparatus of claim 1, wherein the connection relations of the amplifying circuit in the tablet are as follows:

the a (RX+) terminal for receiving signals connects with ends of first and second two parallel resistors (R1 and R2), the other end of the second resistor (R2) connects with a negative input pin (2) of an a first amplifier (IC12A) and one end of a third resistor (R3) in parallel, and the other end of the third resistor (R3) connects with an output pin (1) of the first amplifier (IC12A), a first pin (12) of the an amplifying circuit chip (IC14) and one end of a fourth resistor (R6):

a grounding the pin (4) of the first amplifier (IC12A) is connected to analogue ground;

the other end of the first resistor (R1) connects with one end of a fifth resistor (R4), a first capacitor (C6) and a reference voltage terminal;

the other end of the <u>fifth</u> resistor (R4) connects with <u>a positive input pin (3)</u> of the <u>first amplifier</u> ehip (IC12A), the other end of the <u>first</u> capacitor (C6) is connected to analogue ground and one end of a <u>second</u> capacitor (C7), the other end of the <u>second</u> capacitor (C7) connects with the <u>a power supply connection</u> pin (8) of the <u>first amplifier</u> ehip (IC12A) and <u>a first power supply (VDD)</u>;

the other end of the <u>fourth</u> resistor <u>(R6)</u> connects with <u>a second</u> pin <u>(13)</u> of <u>said</u> chip <u>(IC14)</u> and one end of a <u>sixth</u> resistor <u>(R7)</u>;

the other end of the sixth resistor (R7) connects with the a third pin 14 of said chip (IC14) and one end of a seventh resistor (R8);

the other end of the <u>seventh</u> resistor (R8) connects with <u>a fourth</u> pin (15) of <u>said</u> chip (IC14) and one end of the <u>an eighth</u> resistor (R9);

the other end of the eighth resistor (R9) connects with a fifth pin(1) of said chip (IC14) and one end of a pinth resistor (R10);

the other end of the \underline{ninth} resistor (R10) connects with \underline{a} sixth pin (2) of \underline{said} chip (IC14) and one end of a \underline{tenth} resistor (R11);

the other end of the <u>tenth</u> resistor (R11) connects with <u>a seventh</u> pin (4) of <u>said</u> chip (IC14) and one end of <u>an eleventh</u> resistor (R12);

the other end of the <u>eleventh</u> resistor (R12) connects with <u>an eighth</u> pin (5) of <u>said</u> chip (IC14) and one end of a twelfth resistor (R13);

the other end of the $\underline{\text{twelfth}}$ resistor $\underline{\text{(R13)}}$ connects with a reference voltage terminal:

the <u>a ninth</u> pin (3) of <u>said</u> chip (IC14) connects with one end of a <u>third</u> capacitor (C1), the other end of the <u>third</u> capacitor (C1) connects with one end of <u>a thirteenth</u> resistor (R16) and the <u>a positive input</u> pin (5) of <u>a second amplifier ehip</u> (IC12B);

the other end of the thirteenth resistor (R16) connects with the reference voltage terminal:

the an output pin (7) of the second amplifier ehip IC12B, which outputs the output signals, connects with one end of a fourteenth resistor (R26);

the other end of the <u>fourteenth</u> resistor <u>(R26)</u> connects with <u>a negative input</u> pin <u>(6)</u> of <u>the second amplifier</u> ehip <u>IC12B</u> and one end of a <u>fifteenth</u> resistor (R23);

the other end of the <u>fifteenth</u> resistor (R23) connects with the reference voltage terminal;

the <u>a tenth</u> pin (11) of <u>said</u> chip (IC14) connects with a <u>first</u> signal <u>connection</u> (GA), and <u>an eleventh</u> pin (10) of <u>said</u> chip (IC14) connects with a <u>second</u> signal <u>connection</u> (GB) and <u>a twelfth</u> pin (9) of <u>said</u> chip (IC14) connects with a <u>third</u> signal <u>connection</u> (GC), and <u>a thirteenth</u> pin (16) of <u>said</u> chip (IC14) connects with a <u>the first</u> power supply (VDD) and one end of a <u>fourth</u> capacitor (C14);

the other end of the <u>fourth</u> capacitor (C14) connects with the analogue ground, and so do a <u>fourteenth</u> pin (6), a <u>fifteenth</u> pin (7) and a <u>sixteenth</u> pin (8) of <u>said</u> chip (IC14) connect with analogue ground.

4. (Currently amended) The wireless and passive tableting apparatus of claim 1, wherein, the connection relations of the phase angle and amplitude detecting circuit are as follows:

an input (IN) terminal connects with a positive input pin (3) of a third amplifier ehip (IC9A) and one end of a sixteenth resistor (R17) in parallel, the other end of the sixteenth resistor (R17) connects with a negative input pin (6) of the fourth amplifier ehip (IC9B) and one end of a seventeenth resistor (R18) in parallel, the other end of the

seventeenth resistor (R18) connects with an output pin (7) of the fourth amplifier ehip (IC9B) and a first connection pin (4) of a first detecting circuit chip (IC8B) in parallel;

a <u>positive input</u> pin (5) of the fourth amplifier ehip (IC9B) connects with one end of an <u>eighteenth</u> resistor (R19), the other end of the <u>eighteenth</u> resistor (R19) connects with a reference voltage;

an output pin (1) of the third amplifier ehip (IC9A) connects with a negative input pin (2) of the third amplifier ehip (IC9A) and a first connection pin (8) of a second detecting circuit chip (IC8C);

a power supply connection pin (8) of the third amplifier ehip (IC9A) is connected to a <u>first</u> power supply (VDD), and <u>grounding</u> pin (4) of the third amplifier ehip (IC9A) connects with an analogue ground;

<u>a second connection</u> pin (5) of the first detecting circuit chip (IC8B) connects with <u>a first pin (2)</u> of an auxiliary CPU (MCU2);

a second connection pin (6) of the second detecting circuit chip (IC8C) connects with a second pin (3) of the auxiliary CPU (MCU2);

an output pin (3) of the first detecting circuit chip (IC8B) and an output pin (9) of the second detecting circuit chip (IC8C) are connected together, used as an output terminal;

a third pin (11) of the auxiliary CPU (MCU2) connects with ends of a fifth capacitor (C4) and a nineteenth resistor (R28) in parallel, wherein two other ends of the fifth capacitor (C4) and the nineteenth resistor (R28) are connected together to connect with a base of a triode (Q1), whose emitter connects with one end of a sixth capacitor (C3) in series;

the other end of the sixth capacitor (C3) connects with one end of a twentieth resistor (R29) and a first detecting circuit terminal (TX-) in parallel;

the other end of a the twentieth resistor (R29) connects with a second power supply (VEE), a collector of the triode (Q1) connects with a second detecting circuit terminal (TX+) and one end of a seventh capacitor (C2) in parallel; and the other end of the seventh capacitor (C2) connects with the first detecting circuit terminal (TX-):

a fourth pin (5) of the auxiliary CPU (MCU2) connects with a clock an (OSC) eloek, and a fifth pin (1) of the auxiliary CPU (MCU2) connects with ends of a twenty-first resistor (R25) and an eighth capacitor (C5) in parallel;

the other end of the <u>twenty-first</u> resistor (R25) connects with a <u>third</u> power supply (VCC), and the other end of the <u>eighth</u> capacitor (C5) is grounded;

hang up such pins of MCU2 as pin 4, pin 6, pin 7, pin 8, pin 9, pin 12, pin 13 and pin 14; but let its

in the auxiliary CPU, a sixth pin (15) connects with a first chip connection (DONE), its a seventh pin (16) connects with a second chip connection (CMD0), its an eighth pin (17) connects with a third chip connection (CMD1), its a ninth pin (18) connects with a fourth chip connection (CMD2), its a tenth pin (19) connects with a fifth chip connection (CMD3), and a power supply connection its pin (20) connects with the third power supply (VCC) and one end of a ninth capacitor (C19) in parallel; and

the other end of the <u>ninth</u> capacitor (C19) connects with <u>a grounding</u> pin (10) of <u>the auxiliary CPU</u> (MCU2) and the ground in parallel.

 (Currently amended) The wireless and passive tablet of <u>claim</u> elaims 1, wherein the connection relations of said integrating circuit are as follows:

an input terminal (IN) terminal connects with one end of a twenty-second resistor (R21) in series;

the other end of the twenty-second resistor (R21) connects with a negative input pin (2) of a first connection pin (11) of an integrating circuit chip (IC8D) and one end of a tenth capacitor (C21) in parallel;

the other end of the <u>tenth</u> capacitor (C21) connects with <u>an output</u> pin (10) of <u>the integrating circuit</u> chip (IC8D) and Pin <u>an output pin</u> (1) of <u>the fifth amplifier</u> chip (IC10A) in parallel;

 $\underline{a\,second\,connection\,pin\,(12)\,of\,\underline{the\,integrating\,circuit}\,chip\,(IC8D)\,connects\,with}$ the primary CPU; and

for in the fifth amplifier ehip (IC10A), its a positive input pin (3) connects with a reference voltage, a grounding pin (4) connects with an analogue ground, a power supply connection pin (8) connects with a power supply (VDD), and the output pin (1) connects

with one end of a <u>twenty-third</u> resistor (R20), the other end of the <u>twenty-third</u> resistor (R20) is used as an output terminal and connected with the primary CPU.

- 6. (Currently amended) The wireless and passive tableting apparatus of claim 5, wherein, the input terminal of the integrating circuit is connected to an output (OUT) terminal of the phase angle and amplitude detecting circuit, and generates two sets of signals of I phase and J phase having a phase difference of 90 degrees.
- (Currently amended) The wireless and passive tableting apparatus of claim 1, wherein, the connection relations of the paralleled resonant circuit in the pen circuit are as follows:

an inductor (L1) connects <u>directly</u> with a variable capacitor (C1) and the <u>a plurality of</u> capacitors (C2, C3, C4, C5, C6 and C7) in parallel;

the last two ends of the circuit plurality of capacitors connect directly in parallel with a series combination of a switch (K1) and a resistor (R1), wherein with one end of a the switch (K1) and one end of a the resistor (R1) are directly connected in series respectively, and

the other end of the switch (K1) connects with the other end of the resistor (R1), to form a loop.

8. (Currently amended) The wireless and passive tableting apparatus of claim ± 2 , wherein, a switch (K1) of the pen is a switch on the pen, functioning as the right button of a mouse.